¸ÞÀθ޴º¹Ù·Î°¡±â

ÇѾç´ëÇб³ ERICA »êÇÐÇù·Â´Ü

ȨÀ¸·Î ¹Ù·Î°¡±â > ¿¬±¸Á¤º¸ > ¿¬±¸¼º°ú > ±ÝÁÖÀÇ ¿ì¼ö³í¹®

¿¬±¸¼º°ú > ±ÝÁÖÀÇ ¿ì¼ö³í¹®

  • ÇѾç´ëÇб³ ÀçÁ÷ÁßÀÎ ÀüÀÓ±³¿øÀÌ ÃâÆÇÇÑ SCIE±Þ ³í¹®Áß »óÀ§ 10%À̳» ³í¹® (Àι®°è¿­ SSCI »óÀ§50%À̳»)
  • ¸ÅÁÖ ¾÷µ¥ÀÌÆ®
°Ô½Ã±Û

SCI Article

Spectral Leakage-Driven Loopback Scheme for Prediction of Mixed-Signal Circuit Specifications
¼º¸í ±èº´È£ ()
¼Ò¼Ó °øÇдëÇÐ ÀüÀÚ°øÇкÎ
Ä·ÆÛ½º
¿ì¼ö¼±Á¤ÁÖ 2019³â 05¿ù 3°ÁÖ
Author ±èº´È£ (Dept Elect Engn) corresponding author; Jacob A. Abraham;
Corresponding Author Info Kim, B (reprint author), Hanyang Univ, Dept Elect Engn, Ansan 15588, South Korea.
E-mail À̸ÞÀÏbrandonkim@hanyang.ac.kr
Document Type Article
Source IEEE Transactions on Industrial Electronics Volume:66 Issue:1 Pages:586-594 Published:2019
Times Cited 0
External Information https://ieeexplore.ieee.org/document/8345712
Abstract The rising cost of production testing for a system-on-a-chip (SoC) is one of the crucial matters to chip makers, due to long test time and costly automated-test-equipment. This paper proposes a spectral leakage-driven built-in self-test (BIST) scheme to precisely predict the nonlinearity of mixed-signal circuits in the loopback mode, thereby accomplishing cost-effectiveness (compared to previous BIST-based works). A digitally synthesized single-tone sinusoidal stimulus used for conventional harmonic testing is incoherently sampled by a device under test (DUT). The DUT output signal exhibits the correlation between the DUT harmonics and the spectral leakage introduced by the incoherent sampling. The DUT output signal is then fed to another DUT through a loopback path, so that the harmonics of a pair of DUTs are correlated with the spectral leakage on the loopback response; the magnitude of the spectral leakage is considered as a weighting factor on the harmonic magnitude of those DUTs. The correlation is quantitatively modeled as characteristic equations in (15), and postprocessing predicts the harmonics of the two individual DUTs, by simultaneously solving the characteristic equations using on-chip DSP core available in an SoC. Simulation and hardware measurements validated that this paper can be practically used for production testing by showing less than 0.3 and 0.6 dB of the prediction errors, respectively.
Web of Science Categories Engineering
Funding Basic Science Research Program through the National Research Foundation of Korea - Ministry of Education [2016R1D1A1B02013884]
Language English
attached file
¸®½ºÆ®